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Résumé en
anglais
The paper presents an algebraic approach to functional verification of gate-level,
integer arithmetic circuits. It is based on extracting a unique bit-level polynomial
function computed by the circuit directly from its gate-level implementation. The
method can be used to verify the arithmetic function computed by the circuit
against its known specification, or to extract an arithmetic function implemented
by the circuit. Experiments were performed on arithmetic circuits synthesized and
mapped onto standard cells using ABC system. The results demonstrate scalability
of the method to large arithmetic circuits, such as multipliers, multiply-accumulate,
and other elements of arithmetic datapaths with up to 512-bit operands and over 2
million gates. The results show that our approach wins over the state-of-the-art
SAT/SMT solvers by several orders of magnitude of CPU time. The procedure has
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